Description:
JOB DUTIES:
Work with a large multi-site verification team on the verification of Graphics & CPU Cores / Coherency features for new CPU/GPU products. Will work with on test plans for SOC-level or full-chip features. Executes on test plans using a variety of directed and random stimulus, assertions, custom logic checkers, reference models and measured coverage. Contributes as an individual towards functional verification goals.
EXPERIENCE AND EDUCATION:
Must have a Masters degree in Electrical Engineering or Computer Engineering;3-5 years of experience with Graphics IP ASIC verification;3-5 years of experience and solid skills in Verilog, OVM/UVM, C/C++, Linux; Keen understanding of System Level issues & requirements;Demonstrated experience using vcs and verdi for functional verification and debugging a strong asset; Strong interpersonal skills for interaction with large team on multiple sites; Excellent verbal and written communication skills; Have a strong emphasis on meeting program requirements regarding features and schedules; Must be able to effectively manage concurrent work on multiple projects
Internal Description of Responsibilities
Summary
HLPs set of tool dependencies experiences frequent intervention due to flux with the set of apps being analyzed, changes in the driver, firmware, and general infrastructure.
Primary Responsibilities
Triage incoming issues from the HLP user base.
Manage Jira issues assigned by the HLP team (for example, against GFXR) and work with the assigned engineers to drive a solution to the problem.
Submit issues with HLP, as well as suggested enhancements, to the HLP Github Issues system.
Drive number of HLP issues down to a reasonable level (currently at 184)
Make code changes to HLP as directed by Giuseppe and myself.
Essential Skills:
Python 3 Development
Git / GitHub
Debugging experience
Self-motivated
Strong communication skills
Nice to have Experience:
JIRA
VsCode
Github Copilot
DX12, Vulkan-based engine development
Web tool development (React, MongoDB, SQL )